JP920030086US1

**Amendments to the Claims** 

Amend claim 1 as follows:

1. (Currently Amended) A transparent latch circuit comprising:

a first latch circuit for receiving a data signal and latching the data signal in response to at least one

of a first signal fluctuating periodically and a test signal in the active state;

a second latch circuit for receiving an output signal of said first latch circuit and latching the output

signal of said first latch circuit in response to at least one of a second signal complementary to the

first signal and the test signal in the active state; and

latch stop means for receiving an externally input test the test signal and one of said first or second

signals and causing one of said first and second latch circuits to have the signal received by the

latch circuit pass therethrough when the test signal is in an inactive state.

2. (Currently Amended) The transparent latch circuit of claim 1, wherein said latch stop means

comprises:

a logic gate for receiving the first signal and the test signal, and outputting the second signal when

the test signal is in the active state, or for outputting a latch stop signal when the test signal is in the

inactive state; and said second latch circuit permits the signal output by the first latch circuit to pass

through during a period wherein when said second latch circuit receives a latch the latch stop

signal.

3. (Currently Amended) The transparent latch circuit of claim 1, wherein said latch stop means

comprises:

a logic gate for receiving the second signal and the test signal, and outputting the first signal when

the test signal is in the active state or outputting a latch stop signal when the test signal is in the

inactive state; and

said first latch circuit permits a data signal to pass through during a period wherein when said first

JP920030086US1

latch circuit receives the latch stop signal.

4. (Currently Amended) The transparent latch circuit of claim 1, wherein said latch stop means

comprises:

a plurality of first latch stop means for permitting a signal received by the first latch circuit to pass

through when the test signal is in the inactive state;

a plurality of second latch stop means for permitting a signal received by said second latch circuit

to pass through when the test signal is in the inactive state;

wherein said transparent latch circuit is comprised of a first transparent latch circuit including said

first latch stop means and a second transparent latch circuit including said second latch stop means;

and

said first and second transparent latch circuits are alternately interconnected.

SN: 10/710,185